CONFIDENTIAL - INTELLIGENT SOFTWARE & ENTERPRISE COMPUTERS LTD.

Document PER-6

Title Enterprise 64/128 Expansion Bus Issue 7
Date 11th August 1985

This specification is to be used for modules which are required to be connected directly to the Enterprise expansion bus without use of the expansion motherboard. It details the signals which will be produced on the Enterprise edge connector with the specified loadings, and the loads required to be driven by the external device. These loads and timings will not be the same for a device which is attached to the expansion motherboard. Any device which will be required to be used in both system configurations must meet both sets of load and timing details.

This specification is also to be used for testing of the Enterprise 64 and 128 computers. For this purpose the following circuit is to be used as a test load: -

All output logic signals give a maximum low level of 0.4 volts and a minumum high level of 2.4 volts into the specified maximum load. All input logic signals require the same levels to be provided by external circuitry.

Signals prefixed '/' are active low. All other signals are active high.

The loadings specified are the maximum allowable to meet data sheet timings. In some cases this is not the maximum dc load of the driving device, but is limited by the ability of the device to meet ac requirements internal to the computer. Exceeding these loads could cause fatal delays to internal signals.

On power up the operating system examines memory on 16K boundaries to see if RAM is present. Any RAM fitted externally must be decoded down to the 16K level. If it is allowed to echo across any further address space it will be seen by the operating system as being larger than it really is. External ROM's must start on a 256K boundary to be detected by the operating system, but echoing across the unused portion of this 256K space is allowed. I/O space below 80 hex may be used by expansion modules.

External view looking on edge of expansion connector.

bl	;	;	b33
al	;	;	a33

SIGNAL P	IN I	DESCRIPTION
D1 b1 D2 a1 D3 b1 D4 a1 D5 b1 D6 a1	14 6 15 6 15 n 16 6 16 1	Active high bi-directional data bus. Used for data exchanges with external memory or I/O devices. Each line can drive 1 LS load with a maximum capacitance of 10pF. External devices driving the bus must be capable of meeting timing and logic level requirements while driving 4 LS inputs and a capacitive load of 45pF. Timing as Z80A data bus.
A1 b1 A2 a1 A3 b1 A4 a1 A5 b1 A6 a1	10 v 11 f 11 f 12 c 12 k 13 f 13 f 6 f 7 f 7 g	Active high address bus. Provides the address within a 16k memory segment or A0-A7 provide the address for one of 256 I/O ports. Each line can drive 2 LS loads with a maximum capacitance of 20pF. Timing as Z80A address ous.
A14 a9 A15 b9 A16 b2 A17 a2 A18 b2 A19 a2 A20 b2 A21 a2	9 s 26 1 27 2 27 t 28 k	Active high address bus. Provides the memory segment address. Each line can drive 2 LS loads with a maximum capacitance of 20pF. These signals are delayed by up to 80ns from the Z80A address bus timing, so they may not be stable as /MREQ goes low.
/RD a3	h	active low read strobe. Used to gate output ouffers of memory or I/O devices onto the lata bus. Can drive 1 LS load with a maximum capacitance of 10pF. Timing as Z80A /RD.
/WR b2	Ċ	active low write strobe. Used to strobe valid data on the bus into external memory or I/O. Can drive 3 LS loads with a maximum capacitance of 20pF. Timing as Z80A /WR.
/MREQ a5	t m	active low memory request. Indicates that the address bus holds a valid address for a semory read or write operation. Can drive LS loads with a maximum capacitance of OpF. Timing as Z80A /MREQ.

SIGNAL	PIN	DESCRIPTION
/IORQ	b3	Active low input/output request. Indicates that A0-A7 hold a valid address for an input or output operation. Can drive 4 LS loads with a maximum capacitance of 30pF. Timing as Z80A /IORQ.
/RFSH	a2	Active low refresh signal. Indicates that A0-A6 of the address bus hold a 7-bit refresh address and that the current /MREQ may be used to do a refresh cycle to all external dynamic memories. Can drive 4 LS loads with a maximum capacitance of 35pF. Timing as Z80A /RFSH.
/M1	a20	Active low signal indicates that the current machine cycle is the op-code fetch of an instruction execution. /Ml also occurs with /IORQ to indicate an interrupt acknowledge cycle. Can drive 4 LS loads with a maximum capacitance of 30pF. Timing as Z80A /Ml.
/RESET	al8	Active low output. Gives lms pulse synchronised to the falling edge of /Ml when reset button pressed or when power first applied to computer. Can drive 2 LS loads with a maximum capacitance of 15pF.
/INT	b18	Active low interrupt input. Must be driven with an open-collector device capable of sinking 2.5mA.
/NMI	b5	Active low non-maskable interrupt input. Must be driven with an open-collector device capable of sinking 2.5mA.
/WAIT	al9	Active low signal indicates that an external device is not ready for a data transfer. Must be driven with an open-collector device capable of sinking 2.5mA. Timing as Z80A/WAIT.
PHI	a22	Z80A clock signal. Nominally 4MHz, with breaks of up to 1.2us when Z80A accesses Nick chip. This signal should only be used for synchronising external events to the CPU, not as a 4MHz clock. Can drive 1 LS load with a maximum capacitance of 10pF.
lMHz	a21	1MHz 50% duty cycle clock output. Can drive 3 LS loads with a maximum capacitance of 30pf.

SIGNAL	PIN	DESCRIPTION
8MHz	a23	8MHz clock output. Can drive 4 LS loads with a maximum capacitance of 30pF.
14MHz	b29	Video dot clock. Varies between 14MHz and 14.25MHz depending on TV colour modulation system. This signal contains frequency jitter at half horizontal line frequency. Can drive 1 ALS load with a maximum capacitance of 8pF.
/HSYNC	a32	Active low horizontal picture sync output. Can drive 10 LS loads.
/VSYNC	b3 0	Active low vertical picture sync output. Can drive 10 LS loads.
EC0 EC1 EC2 EC3	a24 b24 a25 b25	External colour inputs to Nick palette. Driving device must be capable of sinking 8mA. Only one expansion card may drive these inputs.
/EX TC	a26	Active low external colour enable signal. When active, inputs ECO-3 are output to video display through colour palette of Nick chip. See Nick programming description for details of priority. Driving device must be capable of sinking 8mA. Only one expansion card may drive this input.
L.H.AUDIO	bl	Left-hand channel audio input. 3V pk-pk. into lk5 for full output.
R.H.AUDIO	al	Right-hand channel audio input. 3V pk-pk. into 1k5 for full output.
/EXP	b31	Active low expansion data buffer enable. Not connected on computer. This line must be pulled low by an open-collector device in any addressed expansion card to enable data buffers on motherboard. Driving device must be capable of sinking 6mA.
GND	a30,a31 b19,b20 b21,b22 b23,b32	Supply return and logic ground (8 pins).
+5V	a4,b4	These pins are not connected on computer but are used for +5 volt supply on the motherboard.

SIGNAL	PIN	DESCRIPTION
+9V	a33,b33	9 volt DC supply (2 pins). These pins are provided to supply a RAM or disk controller module connected directly to the Enterprise. When a mother board is connected, it is only used to power the 'computer on' LED.

Bus Timing.
Refer to drg A3PER-1.

SIGNAL PHI	REF 1 2 3	PARAMETER Clock period. Clock high pulse width. Clock low pulse width.	MIN 250ns 110ns 110ns	1380ns
A0-A13	4 5	Low address output delay. Low address stable prior to /MREQ (memory cycle).	60ns	110ns
	6	Low address stable prior to /IORQ,	180ns	
	7	/RD or /WR (I/O cycle). Low address stable from /RD,/WR, /IORQ or /MREQ.	75ns	
Al 4-A21	8	Delay from low address stable to high address stable.		80ns
D0-D7	9 10 11 12 13	Data output delay. Delay to float during write cycle. Data setup time, M1 cycle. Data setup time, M2-M5 cycle. Data stable prior to /WR	35ns 50ns 80ns	150ns 90ns
	14	(memory cycle) Data stable prior to /WR	-15ns	
	15 16	(I/O cycle). Data stable from /WR. Input hold time.	55ns 0ns	
/MREQ	17	/MREQ delay from falling edge of		85ns
	18	clock, /MREQ low. /MREQ delay from rising edge of		85ns
	19	clock, /MREQ high. /MREQ delay from falling edge of		85ns
	20 21	clock, /MREQ high. Pulse width, /MREQ low. Pulse width, /MREQ high.	220ns 105ns	
/IORQ	22	/IORQ delay from rising edge of		75ns
	23	clock, /IORQ low. /IORQ delay from falling edge of		85ns
	24	clock, /IORQ low. /IORQ delay from rising edge of		85ns
	25	<pre>clock, /IORQ high. /IORQ delay from falling edge of clock, /IORQ high.</pre>		85ns

SIGNAL /RD	<u>REF</u> 26	PARAMETER /RD delay from rising edge of	MIN	MAX 85ns
	27	clock, /RD low. /RD delay from falling edge of		95ns
	28	clock. /RD low. /RD delay from rising edge of		85ns
	29	<pre>clock, /RD high. /RD delay from falling edge of clock, /RD high.</pre>		85ns
/WR	3 0	/WR delay from rising edge of		65ns
	31	clock, /WR low. /WR delay from falling edge of		80ns
	32	clock, /WR low. /WR delay from falling edge of		80ns
	33	clock, /WR high. Pulse width, /WR low.	220ns	
/Ml	34	/Ml delay from rising edge of		100ns
	35	<pre>clock, /Ml low. /Ml delay from rising edge of clock, /Ml high.</pre>		100ns
/RFSH	36	/RFSH delay from rising edge of		130ns
	37	clock, /RFSH low. /RFSH delay from rising edge of clock, /RFSH high.		120ns
/WAIT	38	/WAIT setup time to falling edge of clock.	70ns	
	39	/WAIT hold time from falling edge of clock.	0 ns	
/INT	40	/INT setup time to rising edge of clock.	80ns	
	41	/INT hold time from rising edge of clock.	0 ns	
/NMI	42	Pulse width, /NMI low.	80ns	
	43	/Ml stable prior to /IORQ (interrupt acknowledge).	560ns	

The above timings assume maximum load on the expansion bus, cartridge with 2 ROM's fitted, and internal 64K RAM expansion board (128K version).

Note that the Dave chip inserts one wait state into each Ml cycle but this may be disabled by software. The Z80A also inserts wait states into $\rm I/O$ accesses and interrupt acknowledge cycles.