CONFIDENTIAL - INTELLIGENT SOFTWARE & ENTERPRISE COMPUTERS LTD.

Document PER-17

Title Enterprise 64/128 64K RAM Expansion Module Issue 7

Date 11th August 1985

The Enterprise 64/128 64K RAM expansion module contains 64K x 8 of dynamic RAM and a socket which is strappable to take a user EPROM of up to 32K x 8. The module is designed to connect either directly to the computer via the interface cable, or else to plug into any slot on the motherboard.

Ml wait states are normally inserted by the operating system, and these are required by the 250ns EPROM. However, the speed of the RAM allows it to be used with no wait states. (In theory, a RAM Ml read cycle without waits fails to meet the required data setup time on the Z80 by lns. However, this figure is obtained by taking the worst case timings into full load for each device in the signal path. Since there are several devices in the path, none of which are fully loaded, there is no problem in practice.)

EPROMS which can be accepted are 2764, 27128 or 27256, meeting the Intel specification for a 250ns part.

The 512K space allocated to the module is divided into two halves with the EPROM occupying the bottom 64K of the lower half, and the RAM occupying the bottom 64K of the top half. EPROM's echo all across this 64K memory space. A module attached directly to the computer maps as if it were in slot 1 of a motherboard.

SLOT	EPROM	RAM
1 2	080000H-08FFFFH 100000H-10FFFFH	0C0000H-0CFFFFH 140000H-14FFFFH
3	180000H-18FFFFH	1C0000H-1CFFFFH
5	200000H-20FFFFH 280000H-28FFFFH	240000H-24FFFFH 2C0000H-2CFFFFH
6	300000H-30FFFFH	340000H-34FFFFH

View looking on edge of RAM module connector fingers.

Front of	al	;		;	a37	Rear of
expansion	bl	;		;	b37	expansion
module		component	side of	board		module

Note that pins a34,b34 are reserved for use as a possible polarizing position.

Circuit operation: ______

Ul3 and Ul4 decode the RAM and ROM address spaces. Ul5 and Ul6 generate /RAS and /CAS for the DRAM from the /MREQ signal, select row/column addresses and provide ROM/buffer enables. Ull and Ul2 multiplex the address bus and UlO buffers the data bus for ROM (U9) and RAM (U1-8) reads. Resistor pack RPl pulls the buffer inputs high when the ROM and RAM are deselected to prevent noise or oscillation as the buffer is turned on. R4 slows the rise-time of /RAS and limits ringing.

The 64K RAM expansion module must not be connected or disconnected from the computer or motherboard with power applied to the system. The motherboard or expansion power supply must be powered before the computer in order that the operating system may log in the RAM expansion module.

Signals prefixed '/' are active low. All other signals are active high. All edge connector pins which are not mentioned are not connected.

SIGNAL	PIN	DESCRIPTION
D0 D1 D2 D3 D4 D5 D6 D7	al4 bl4 al5 bl5 al6 bl6 al7 bl7	Active high bi-directional data bus. Module is a 10pF capacitive load only, and is capable of driving 11 LS loads.
A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 A16 A17 A18 A19 A20 A21	al 0 bl 0 al 1 bl 1 al 2 bl 2 al 3 bl 3 a6 b6 a7 b7 a8 b8 a9 b9 b26 a27 b27 a28 b28 a29	Active high address bus. Module load is different for various address lines, with a worst case of 1 LS input plus 6pF capacitive load.
/RD	a3	Active low read strobe. Module is 1 LS load plus 7pF capacitive load.
/WR	b2	Active low write strobe. Module is 1 LS load.
/MREQ	a5	Active low memory request. Indicates that the address bus holds a valid address for a memory read or write operation. Module is 2 LS loads.
/EXP	b31	Active low expansion data buffer enable. This line is pulled low by an open-collector driver in the RAM expansion module which is capable of sinking 8mA.

SIGNAL	PIN	DESCRIPTION
SAO SAI SA2	b35 a36 b36	Static slot address inputs, to be externally wired high or low with binary slot number. These inputs are compared with Al9-A21 to enable the module.
GND	b19,b20 b21,b22 b23,a30 a31,b32 a33,b33 a35	Supply return and logic ground (11 pins).
+5V	a4,b4	5 volt supply.
N/C	a34,b34	May be used for a polarizing slot.

ALL OTHER PINS ARE NOT CONNECTED

The following parameters are to be used for the testing of the $64\,k$ RAM expansion module.

Required Bus Timing. Refer to drg A3PER-4.

(Timings apply with the use of specified components operating at a maximum temperature of 70 degrees Celsius.)

REF	PARAMETER	MIN	MAX
1	Address stable to data out stable. (EPROM re	ad)	336ns
2	/MREQ low to data out stable. (EPROM read)		300ns
3	/RD low to data out stable. (EPROM read)		118ns
4	High address stable to /EXP low.		118ns
5	/MREQ low to /EXP low.		82ns
6	Data hold from /MREQ.	12ns	02110
7	Data hold from /RD.	6ns	
8	Data float from /MREQ.	0.1.0	80ns
9	Data float from /RD.		47ns
10	/MREQ high to /EXP high.		63ns
11	/MREQ high period.	100ns	00110
12	A0-A7 stable prior to /MREQ. (RAM cycle)	5ns	
13	A8-A21 stable prior to /MREQ. (RAM cycle)	-36ns	
14	/MREQ low to data out stable. (RAM read)		234ns
15	/RD low to data out stable. (RAM read)		42ns
16	/WR low period. (RAM write)	50 ns	
17	Data setup to /WR low. (RAM write)	-5ns	
18	/MREQ low prior to data stable. (RAM write)		36ns
19	Data hold from /MREQ low. (RAM write)	161ns	
20	Data hold from /WR low. (RAM write)	65ns	

Maximum supply current: 325mA at 5.25V (no ROM fitted).