
DPC SOUND CHIP. DPC/DAVE/1 ISSUE 4

DAVE WOODFIELD 2.9.83

CONFIDENTIAL. COPYRIGHT INTELLIGENT SOFTWARE LTD. 1983

1. Multi-function '3 tones + noise' stereo sound generator.

2. Memory paging.

3. Address decoding for on-board ram, rom and cartridge.

4. Interrupt system including 1Hz and programmable frequency timer interrupts and two external inputs.

5. Reset circuit compatible with Z80 and dynamic ram.

6. I/O strobe signals for use with external 74LS374 tri-state octal latches.

7. lMHz system clock.

8. Z80 wait states generation.

DPC Sound chip has 22 internal registers, 17 of which are write only, 16 of these registers are associated with the sound generation, four R/W registers are for memory management, and one R/W register is used for interrupt control. The last write only register is used for setting the overall system configuration. Internal decoding is provided for a further 3 I/O registers, read and write strobes being brought out for use with external latches and tri-state buffers on the data bus. Reset clears all 22 internal registers.

The 3 tone generators produce square waves with frequency programmable from 30Hz to 125KHz which can be modified in various ways:-

- a. Distortion can be introduced by using the output frequency to sample H.F. clocked polynomial counters. PN counters which can be selected are 4,5 or 7 bit. The 7 bit PN can also be exchanged for a variable length 17/15/11/9 bit PN counter.
- b. A simple high pass filter is provided on each channel, clocked by the output of a different channel.
- c. A ring modulator effect is provided on each channel, with the output of a different channel for its other input.

The noise channel is normally a 17 bit PN counter clocked from 31KHz, generating a pseudo white noise. The input to this counter can be changed to clock off any of the 3 tone channels, and the PN counter can be reduced in length to 15, 11 or 9 bits. This counter can also be exchanged for the 7 bit PN counter. The resulting noise is then passed through low pass and high pass filters and a ring modulator, each controlled by the output of a different tone channel.

The 3 tone generator outputs and the noise generator output are routed to 2 amplitude control circuits (left and right). Each amplitude control consists of four 6 bit write only registers (one for each sound) which are multiplexed onto an external 6 bit D/A ladder network. In its own time slot each channel outputs the value in its amplitude register if tone is high, else zero.

Either or both of the sound output channels may be turned into 6 bit D/A outputs, when they will constantly output the value in tone channel 0 amplitude registers. This is controlled by 2 bits in the write only sound configuration register. Three further bits may be used to synchronise the tone generators by holding them at a present count until sync bit goes low.

Memory management consits of 4 read/write registers which may be output onto Al4-A2l pins by selecting the required register with Al4', Al5'. This provides 256 * 16K pages. These outputs may be tri-stated with BREQ.

Four latched interrupts are provided, a lHz interrupt for time clock applications, an interrupt switchable between 50Hz, lKHz, or the outputs of tone generators 0 or 1, and 2 external negative edge triggered interrupts. Each interrupt latch has its own enable and reset controlled by a 8 bit write only register. An attempt to read this register will return the state of the four interrupt latches and two interrupt input pins, and also two flip -flops toggling off the timer interrupts. The setting of any interrupt latch will bring IRQ low (open drain). 50Hz/lKHz/tone generator interrupt selection is made by 2 bits in the sound configuration register.

Select signals are generated for rom, cartridge, extension ram, video ram and video I/O.

A Z80 reset is provided on RSTO, either on switch on by an external RC network on CAP, or a low going signal on RSTI. The latter generates a lms reset pulse synchronised to the falling edge of Ml to prevent loss of data stored in dynamic ram. A lMHz clock out is also provided.

A write only system configuration register is used to set the system for 16/64K on board ram, 8/12MHz input clock, and wait states. The wait state generator can be programmed to give zero wait states, waits on opcode fetch only, or waits on all memory accesses. Note that no wait is generated for access to video ram, as this would conflict with Z80 clock stretch.

REGISTER DESCRIPTIONS

RO W £A0

b7-b0 Low byte of number to be loaded into 12 bit down counter to set period of tone channel 0.

Rl W £Al

b3-b0 High nybble of above, f out = 125,000/(n+1) Hz.

b5,b4 00 = Pure tone 01 = Enable 4 bit polynomial counter distortion

10 = " 5 bit " " " " " " 11 = " 7 bit " " " "

R2 W £A2

As RO but for tone channel 1.

R3 W £A3

As R1 but for tone channel 1 except:-

H.P.F. uses tone channel 2 R.M. uses noise channel

R4 W £A4

As RO but for tone channel 2.

R5 W £A5

As R1 but for tone channel 2 except:-

H.P.F. uses noise channel R.M. uses tone channel 0

R6 W £A6

bl, b0 Select noise clock frequency:-

00 = 31.25 KHz

01 = tone channel 0

0.000 High mybble of albee, " out " 15000/(n+1) Hz.

11 = 2

b3,b2 Select polynomial counter length:-

00 = 17 bit

01 = 15 bit

10 = 11 bit in mean apid siden3 - 1

11 = 9 bit

b4 l = Swop 17 bit and 7 bit polynomial counters

b5 1 = Enable low pass filter on noise using tone channel 2 as clock.

b6 1 = Enable high pass filter on noise using tone channel 0 as clock.

l = Enable ring modulator with tone channel l b7

R7 W £A7

Sync for tone channel 0. b0(1 = hold at present, 0 = run)

bl Sync for tone channel 1.

Sync for tone channel 2. b2

1 = Turn L.H. audio output into D/A, outputting b3 value in R8.

b4 1 = Turn R.H. audio output into D/A, outputting value in R12

b6-b5 Select interrupt rate:-

00 = 1 KHz

01 = 50 Hz 8

10 = Tone generator 0, f=250,000/(n+1)

11 = Tone generator 1

Undefined b7

R8 W £A8

b5-b0 Tone channel 0 L.H. amplitude
Also value output to L.H. D/A if R7 b3 = 1

R9 W £A9

b5-b0 Tone channel 1 L.H. amplitude

R10 W £AA

b5-b0 Tone channel 2 L.H. amplitude

R11 W £AB

b5-b0 Noise channel L.H. amplitude

R12 W £AC

b5-b0 Tone channel 0 R.H. amplitude
Also value output to R.H. D/A if R7 b4 = 1

R13 W £AD

b5-b0 Tone channel 1 R.H. amplitude

R14 W £AE

b5-b0 Tone channel 2 R.H. amplitude

R15 W £AF

b5-b0 Noise channel R.H. amplitude

R16 R/W £BO

b7-b0 Page register output to Al4-A21 if Al5', Al4' = 00

R17 R/W £Bl

b7-b0 Page register output to Al4-A21 if Al5'.Al4' = 01

R18 R/W £B2

b7-b0 Page register output to Al4-A21 if Al5', Al4' = 10

R19 R/W £B3

b7-b0 Page register output to Al4-A2l if Al4', Al5' = 11

R 20	O W	Also value output to L.H. D/A ifeR7 b3 =				
	b0	1 = Enable 1KHz/50Hz/TG interrupt				
	bl	<pre>1 = Reset lKHz/50Hz/TG interrupt latch</pre>				
	b2	<pre>l = Enable lHz interrupt</pre>				
	b3	l = Reset 1Hz interrupt latch				
	b4	l = Enable INTl				
	b5	l = Reset INTl latch				
	b6	l = Enable INT2				
	b7	l = Reset INT2 latch				
R2	0 R	£B4				
	b0	1 = 1 KHz / 50 Hz / TG latch set				
	bl	1 = 1Hz latch set				
	b2	l = INTl latch set			ıi.	
	b3	Taymo 1 -1 -1				
	b4	<pre>lKHz/50Hz/TG divider, (fint/2 square w</pre>	ave)		
	b5	lHz divider, (0,5Hz square wave)				
	b6	Page register output pin				
	b7	T11770				
R2	l W	Page register output to Al4-A21 if A 282 p				
		Active low strobe on WRO				
R2	l R	 Page register output to Al4-A21 if A283,				
		PP0				
R2	2 W	Fage register output to Al4-A21 if ABB,				
		Active low strobe on WR1				
R2	2 R					
		Active low strobe on RD1				

R23 W £B7

Active low strobe on WR2

R23 R £B7

Active low strobe on RD2

R31 W £BF

b0 On board RAM, 0=64k, l=16k

bl Input clock frequency, 0=8MHz, 1=12MHz

b3,b2 00 = Wait on all memory access except video ram
01 = Wait on Ml only, except video ram

10 = No waits

ll = No waits

SELECT OUTPUTS

VIO Low for I/O access £80 to £8F. Gated with IORQ,RD,WR in video chip.

ROM Low for memory on pages 0 to 3. (0-£FFFF)

CART Low for memory on pages 4-7, (£10000-£1FFFF)

VR AM Low for any memory access on pages $\pounds FC - \pounds FF$. (£3F0000 - £3FFFFF) IF R 31 b0 = 0

Low for any memory access other than rom or cartridge, (£20000-£3FFFF) IF R31 b0 = 1

Gated with MREQ,RD,WR in video chip.

XR AM Low for any memory access on pages £F8-£FB.
 (£3E0000-£3EFFFF)